Claims

[c1]   What is claimed is:

1.A data converter for converting an input signal to a digital signal, the data converter comprising:

n comparison units for respectively comparing the input signal with n reference signals to generate the corresponding digital signal, each of the comparison units including a positive output end and a negative output end, the digital signal being generated according to a positive output and a negative output of the comparison units in a differential manner; and

n switch circuits respectively electrically connected to the positive output end and the negative output end of the n comparison units; wherein for a k^{th} comparison unit, the corresponding k^{th} switch circuit is further electrically connected to the positive output end of the $k^{th}-1$ comparison unit and the negative output end of the $k^{th}+1$ comparison unit;

wherein when the k^{th} comparison unit performs an auto-zeroing process, the k^{th} switch circuit generates a digital signal corresponding to an interpolated value of the k^{th} comparison unit from a positive output of the $k^{th}-1$ comparison unit and a negative output of the $k^{th}+1$

comparison unit.

[c2]   2.The data converter of claim 1 wherein each of the comparison units comprises a latching circuit for outputting the digital signal.

[c3]   3.The data converter of claim 1 wherein each of the comparison units comprises an amplifier for amplifying a voltage difference between the input signal and the corresponding reference signal so as to generate a corresponding positive output and a corresponding negative output.

[c4]   4.The data converter of claim 3 wherein each of the comparison units further comprises a feedback circuit electrically connected between an output end and an input end of the amplifier, and when the comparison unit performs the auto-zeroing process, the feedback circuit conducts.

[c5]   5.The data converter of claim 1 wherein the data converter further comprises a voltage dividing circuit for generating the n reference signals.

[c6]   6. A method for a data conversion circuit for converting an input signal to a corresponding digital signal, the data conversion circuit comprising:
n comparison units for respectively comparing the input

signal with n reference signals to generate the corresponding digital signal, each of the comparison units including a positive output end and a negative output end, the digital signal being generated according to a positive output and a negative output of the comparison units in a differential manner, the method comprising:

when a k^{th} comparison unit is performing an auto zeroing process, substituting the digital signal of the k^{th} comparison unit with a replacement signal generated according to outputs of the positive output of the $k^{th}1$ comparison unit and the negative output of the $k^{th}+1$ comparison unit, such that when the output of the positive output of the $k^{th}1$ comparison unit is less than the output of the negative output of the $k^{th}+1$ comparison unit, the replacement signal is a first digital value, and when the output of the positive output of the $k^{th}1$ comparison unit is greater than the output of the negative output of the $k^{th}+1$ comparison unit, the replacement signal is a second digital value.

[c7]   7. The method of claim 6 wherein the first digital value is a high logical value, and the second digital value is a low digital value.

[c8]   8.A data converter for converting an analog signal to a plurality of digital bits, the data converter comprising:
n first comparison units for respectively comparing the

input signal with n reference signals, each of the comparison units including a positive output end for outputting a first positive output and a negative output end for outputting a first negative output;

n second comparison units for respectively comparing the input signal with the n reference signals, each of the second comparison units including a positive output end for outputting a second positive output and a negative output end for outputting a second negative output; and

an output unit electrically connected to the nfirst comparison units and the n second comparison units for generating digital bits corresponding to the nfirst comparison units and the n second comparison units, the output unit comprising:

n−1 interpolating units electrically connected to the n first comparison units and the n second comparison units, a k^{th} interpolating unit being electrically connected to a k^{th} and a k^{th+1} first comparison units and a k^{th} and a $k^{th}+1$ second comparison unitsfor adding a third positive output to the first and second positive output of the nfirst comparison units and the nsecond comparison units and adding a third negative output to the first and second negative output of the nfirst comparison units and the nsecond comparison units; wherein when the k^{th} and the $k^{th}+1$ first comparison unitsperform an auto-zeroing process, the interpolating unit is capable of uti-

lizing the second positive output of the k^{th} and the $k^{th}+1$ second comparison units for generating the third positive output and utilizing the second negative output of the k^{th} and the $k^{th}+1$ second comparison units for generating the third negative output;

wherein the output unit generates a digital bit interpolated between a digital bit corresponding to the k^{th} second comparison unit and a digital bit corresponding to the $k^{th}+1$ second comparison unit according to the third positive output and the third negative output in a differential manner.

[c9]   9.The data converter of claim 8 wherein the output unit further comprises a plurality of latches electrically connected to the first comparison units, the second comparison units, and the interpolating unit for outputting the digital bits.

[c10]   10.The data converter of claim 8 wherein each of the first and second comparison units comprises an amplifier for amplifying a voltage difference between the input signal and the corresponding reference signal so as to generate a corresponding positive output and a corresponding negative output.

[c11]   11.The data converter of claim 10 wherein each of the first and second comparison units further comprises a

feedback circuit electrically connected between an output end and an input end of the amplifier, and when the comparison unit performs the auto-zeroing process, the feedback circuit conducts.

[c12] 12. The data converter of claim 8 wherein the data converter further comprises a voltage dividing circuit for generating the n reference signals.

[c13] 13. The data converter of claim 8 wherein the third positive output is interpolated between the second positive output of the k^{th} and the $k^{th}+1$ second comparison units, and the third negative output is interpolated between the second negative output of the k^{th} and the $k^{th}+1$ second comparison units.

[c14] 14. A method for a data converter for converting an analog signal to a plurality of digital bits, the data converter comprising:

n first comparison units for respectively comparing the input signal with n reference signals, each of the comparison units including a positive output end for outputting a first positive output and a negative output end for outputting a first negative output, a digital bit corresponding to a first comparison unit being generated from the first positive output and the first negative output in a differential manner;

n second comparison units for respectively comparing the input signal with the n reference signals, each of the second comparison units including a positive output end for outputting a second positive output and a negative output end for outputting a second negative output, a digital bit corresponding to a second comparison unit being generated from the second positive output and the second negative output in a differential manner, the method comprising:

when a k^{th} and a $k^{th}+1$ first comparison units perform an auto-zeroing process, utilizing the second positive output of a k^{th} and a $k^{th}+1$ second comparison units for generating a third positive output, utilizing the second negative output of the k^{th} and the $k^{th}+1$ second comparison units for generating a third negative output, and generating a digital bit interpolated between a digital bit corresponding to the k^{th} second comparison unit and a digital bit corresponding to the $k^{th}+1$ second comparison unit according to the third positive output and the third negative output in the differential manner.

[c15]   15. The method of claim 14 wherein the third positive output is interpolated between thesecond positive output of the k^{th} and the $k^{th}+1$ second comparison units, and the third negative output is interpolated between the second negative output of the k^{th} and the $k^{th}+1$ second

comparison units.

[c16] 16. A data converter for converting an analog signal to a plurality of digital bits, the data converter comprising:

n first comparison units for respectively comparing the input signal with n reference signals, each of the comparison units including a positive output end for outputting a first positive output and a negative output end for outputting a first negative output;

n second comparison units for respectively comparing the input signal with the n reference signals, each of the second comparison units including a positive output end for outputting a second positive output and a negative output end for outputting a second negative output; and

an output unit electrically connected to the nfirst comparison units and the n second comparison units for generating digital bits corresponding to the nfirst comparison units and the n second comparison units, the output unit comprising:

n-1 interpolating units electrically connected to the n first comparison units and the n second comparison units, a k^{th} interpolating unit being electrically connected to a plurality of (k^{th} to $k^{th+P)}$ first comparison units and a plurality of (k^{th} to k^{th+p}) second comparison unitsfor adding a plurality of positive output to the first and second positive output of the nfirst comparison units and

the nsecond comparison units and adding a plurality of negative output to the first and second negative output of the nfirst comparison units and the nsecond comparison units; wherein when some first comparison units perform an auto-zeroing process, the interpolating unit is capable of utilizing the second positive outputs of the plurality of second comparison units for generating a plurality positive output and utilizing the second negative output of some second comparison units for generating some negative outputs;

wherein the output unit generates a digital bit interpolated between a digital bit corresponding to the k^{th} second comparison unit and a digital bit corresponding to the k^{th+p} second comparison unit according to the positive outputs and the negative outputs in a differential manner.

[c17]   17. The data converter of claim 16 wherein the output unit further comprises a plurality of latches electrically connected to the first comparison units, the second comparison units, and the interpolating unit for outputting the digital bits.

[c18]   18. The data converter of claim 16 wherein each of the first and second comparison units comprises an amplifier for amplifying a voltage difference between the input signal and the corresponding reference signal so as to

generate a corresponding positive output and a corresponding negative output.

[c19]   19.The data converter of claim 18 wherein each of the first and second comparison units further comprises a feedback circuit electrically connected between an output end and an input end of the amplifier, and when the comparison unit performs the auto-zeroing process, the feedback circuit conducts.

[c20]   20. The data converter of claim 16 wherein each of the positive outputs is interpolated between the second positive output of the k^{th} to the k^{th+p} second comparison units, and the each of the negative output is interpolated between the second negative output of the k^{th} and the k^{th+p} second comparison units.